

Cerebras SDK for HPC Research and Applications

Leighton Wilson

leighton.wilson@cerebras.net

ISC 2024

© 2024 Cerebras Systems Inc. All Rights Reserved



Cerebras Wafer-Scale Engine (WSE-2)

The (2nd) Largest Chip in the World

850,000 cores optimized for sparse linear algebra
46,225 mm² silicon
2.6 trillion transistors
40 Gigabytes of on-chip memory
20 PByte/s memory bandwidth
220 Pbit/s fabric bandwidth
6.8 PetaFLOPS dense fp16
7nm process technology

Cluster-scale acceleration on a single chip





Cerebras Wafer-Scale Engine (WSE-3)

The Largest Chip in the World

900,000 cores optimized for sparse linear algebra
46,225 mm² silicon
4.0 trillion transistors
44 Gigabytes of on-chip memory
24.5 PByte/s memory bandwidth
245 Pbit/s fabric bandwidth
12.5 PetaFLOPS dense fp16
5nm process technology

Cluster-scale acceleration on a single chip



Cerebras CS System

Cerebras

The world's most powerful Al and HPC

accelerator

- Powered by WSE
- Install, deploy easily into a standard rack
- Programmable via our SDK or PyTorch





CS Architecture Basics



Logical 2D array of individually programmable Processing Elements

Flexible compute

- ~850,000 general purpose CPUs
- 16- and 32-bit native FP and integer data types
- **Dataflow programming**: Tasks are activated or triggered by the arrival of data packets

Flexible communication

- Programmable router
- Static or dynamic routes (colors)
- Data packets (wavelets) passed between PEs
- Single cycle PE-to-PE communication

Fast memory

- 48 kB SRAM per PE for data and instructions
- 1 cycle read/write



Memory performance at all BLAS levels





Cerebras Supports Two Programming Paradigms

For Al Users, Cerebras ML stack provides **familiar, high-level** programmability with popular ML frameworks and compatibility with 3P model repos and ML Ops tools

For HPC Users, Cerebras SDK provides flexible, lower-level programmability and access to HW performance features.



Cerebras SDK & CSL



Cerebras SDK

A general-purpose parallel-computing platform and API allowing software developers to write custom programs ("kernels") for Cerebras systems.





Cerebras SDK

A general-purpose parallel-computing platform and API allowing software developers to write custom programs ("kernels") for Cerebras systems.





SDK Example Programs Available

Repository: <u>github.com/Cerebras/csl-examples</u>

- Introductory Tutorials
- GEMV
- GEMM
- Cholesky Decomposition
- 1D and 2D FFT
- 7-Point Stencil SpMV
- Power Method

- Conjugate Gradient
- Preconditioned Conjugate Gradient
- Finite Difference Stencil Computations
- Mandelbrot Set Generator
- Shift-Add Multiplication
- Hypersparse SpMV
- Histogram Computation



SDK Usage and Impact

Over the past year, SDK has evolved from a closed tool requiring NDA access to a public platform for Wafer-Scale Computing. We're supporting more research and publications than ever.

Scaling the "Memory Wall" for Multi-Dimensional Seismic **Processing with Algebraic Compression on Cerebras CS-2** Systems



Near-Optimal Wafer-Scale Reduce Piotr Luczynski Lukas Gianinazzi Patrick Iff Department of Computer Science Department of Computer Science Department of Computer Science ETH Zurich ETH Zurich ETH Zurich Leighton Wilson Daniele De Sensi Torsten Hoefler Sapienza University of Rome Department of Computer Science DEPARTMENT OF INFORMATICS ETH Zurich and various other HPC applications [35, 38, 51, 58]. However, max-TECHNISCHE UNIVERSITÄT MÜNCHEN imizing performance on this architecture necessitates tailoring ctives are a communication patterns to its unique characteristics. This need (HPC) applimotivates our investigation of Reduce and AllReduce on the WSE 1 of Reduce SE). This ar-1.2 Limitations of state-of-the-art performance Master's Thesis in Informatics ational prob-Current wafer-scale Reduce and AllReduce implementations are estimate the primarily aptimized for extreme vector sizes. This means they ar our predicaddition to Monte Carlo with Single-Cycle Latency: Optimization of a Continuous Energy everal new **Implementation and Evaluation of Matrix Cross Section Lookup Kernel for AI Accelerator Hardware** eover, we **Profile Algorithms on the Cerebras** peration on John Tramm ^{1,*}, Bryce Allen^{1,2}, Kazutomo Yoshii¹, Andrew Siegel¹ Wafer-Scale Engine **CereSZ: Enabling and Scaling Error-bounded Lossy Compression on Cerebras CS-2**

Vyas Giridharan

Anonymous Author(s)

Trackable Agent-based Evolution Models at Wafer Scale

Matthew Andres Moreno^{1,2,3,*}, Connor Yang⁴, Emily Dolson^{5,6}, and Luis Zaman^{1,2} ¹Department of Ecology and Evolutionary Biology, University of Michigan, Ann Arbor, United States ²Center for the Study of Complex Systems, University of Michigan, Ann Arbor, United States ³Michigan Institute for Data Science, University of Michigan, Ann Arbor, United States ⁴Undergraduate Research Opportunities Program, University of Michigan, Ann Arbor, United States ⁵Department of Computer Science and Engineering, Michigan State University, East Lansing, United States ⁶Program in Ecology, Evolution, and Behavior, Michigan State University, East Lansing, United States *corresponding author: morenoma@umich.edu

Abstract

Continuing improvements in computing hardware are poised to transform capabilities for in silico modeling of cross-scale phenomena underlying major open questions in evolutionary biology and artificial life, such as transitions in individuality, eco-evolutionary dynamics, and rare evolutionary events. Emerging ML/AI-oriented one like the 950,000 -



of data within a short time impose considerable challenges, even on high-performance computers.

To tackle this big data challenge, lossy compression techniques [8, 21, 25, 27, 35] have been commonly used in scientific applications to reduce the data size while maintaining a user-specified error limit. Beyond the traditional compressors on CPU, accelerating data compression on heterogeneous processors, such as FPGA [37] and GPU [13, 38, 42, 43], has become increasingly important for real-time compression tasks (e.g. reducing data stream intensity). For instance, cuSZ [38] parallelizes quantization, prediction, and Huffman encoding on NVIDIA GPU, improving the runtime performance of large-scale cosmic simulation [16] and deep learning training systems [17]

In recent years, there has been a boom in AI chips to meet the high computation demand of AI workloads. Among the to significant performance improvements. In contrast to previous

SDK Usage and Impact

om 121ro the 950 000



to significant performance improvements. In contrast to previous

Cerebras SDK Developments

A general-purpose parallel-computing platform and API allowing software developers to write custom programs ("kernels") for Cerebras systems.





SDK Access

Get local access to the SDK simulator!

• Email <u>developer@cerebras.net</u> for access

Join the Cerebras Developer Community

• Forums at <u>discourse.cerebras.net</u>

View our public SDK examples GitHub repository

• See github.com/Cerebras/csl-examples

Partner systems at ANL, EPCC, PSC

Questions? leighton.wilson@cerebras.net



discourse.cerebras.net



cerebras.net/developers/sdk-request

